DDR 2/3 Memory Controller Design IP
|
Overview:
DDR 2/3 is the next generation of SDRAM memory technology. It is standardized by JEDEC through the JESD79-3C specification. DDR 2/3 DRAM memory controller supports multiple memory-clients with intelligent arbitration for maximum performance. The design supports high frequency, high performance AXI (Advanced extensible Interface) slave interface on one side and standard DFI interface on the DRAM side.
Feature:
- DDR 3 JEDEC standard, backward compatible with DDR 2
- Support for OCP, AXI and AHB clients
- DRAM power down and self refresh during idle
- Fully programmable DRAM parameters
- Support for ECC if configured
|
- Verilog Source code with lint checking
- Verilog functional testbench and associated documentation
- Design documentation
Thank you for your request.
Your submission has been successful. Kindly refresh you inbox to receive our latest document.
Please feel free to contact us.
Follow us on twitter
--
Regards,
Sibridge Technologies
|
|
India Office
301 Shivalik II, Above ICICI Bank,
132 Ft. Ring Road, Satellite,
Ahmedabad- 380015, Gujarat, India.
Phone: +91-79-4006 7637
Fax: +91-79-40067635
Email: info@sibridgetech.com
|
U.S.A. Office
2350 Mission College Blvd.,
Suite 1070, Santa Clara,
CA 95054
Phone: +1-510 -279-3755
Fax: +1-510-225-1775
Email: info@sibridgetech.com
|
|