AMBA3/4 AXI Verification IP
|
Overview:
Sibridge Technologies’ AXI Verification IP efficiently verifies the AMBA based designs and support SystemVerilog. The VIP comprised of basic and random test to verify the Design.
Features:
- Supports AXI 1.0 – 2003 specifications
- Support both the device type: Master and/ or Slave
- Supports all the channel like: Write, Read and response channel
- Supports Read/Write Data bus of configurable width of 8,16,32,64,128,256,512 or 1028 bits wide
- Supports all the responses: OKAY, EXOKAY, SLVERR, DECERR
|
- SystemVerilog Source Code
- User Guide and Release Notes
- Sanity Testcases
- Test Plan + Coverage Plan [Upon Request]
- Examples on topological usage
- Sample Verification Environmenttion
Thank you for your request.
Your submission has been successful. Kindly refresh you inbox to receive our latest document.
Please feel free to contact us.
Follow us on twitter
--
Regards,
Sibridge Technologies
|
|
India Office
301 Shivalik II, Above ICICI Bank,
132 Ft. Ring Road, Satellite,
Ahmedabad- 380015, Gujarat, India.
Phone: +91-79-4006 7637
Fax: +91-79-40067635
Email: info@sibridgetech.com
|
U.S.A. Office
2350 Mission College Blvd.,
Suite 1070, Santa Clara,
CA 95054
Phone: +1-510 -279-3755
Fax: +1-510-225-1775
Email: info@sibridgetech.com
|
|