Home | Contact Us | Resources     

Quick Links
ASIC Design Flow
Architecture and Power Management
  • Generation of system requirements 
  • Partition of hardware software 
  • Definition of high-level architecture 
  • Development and verification of reference model 
  • Analysis of performance/trade-off

RTL Development
  • Definition of micro-architecture 
  • Development of IP component 
  • Sibridge DIP and VIP library 
  • Evaluation, customization and integration of IP 
  • Coding of RTL

Verification
 
Synthesis
  • Synthesis of RTL for ASIC/ FPGA 
  • Analysis of timing and equivalence check

FPGA Development/Prototyping
  • SRS, HLD, LLD 
  • Project Planning 
  • RTL coding and Verification 
  • Floor planning, Placement and routing 
  • STA 
  • FPGA Downloading 
  • System testing and validation with Eve, Palladium, FPGA boards


Our Solutions
  • Micro Architecture Design
  • Design IP Development
  • Verification IP Development
  • IP integration
  • FPGA based systems design
  • ASIC/SoC Prototyping
  • Pre and Post Silicon Validation
Press Release


 
  Design IP | Verification IP | ASIC/FPGA | Embedded | Product Design | Resources
Copyright | Privacy Policy | Permissions & Reprints | Contact Administrator